




Secure Computing Adaptive SoC for Physical AI, Data Center, and Mission Critical Systems

Thomas To

Jaideep Dastidar

Hot Chips August 25, 2026



Agenda

Overview	Co-designing Trust, Memory Bandwidth and High-Speed IO for deployable Physical AI platforms
Solution – AMD Versal Premium Gen 2 Family Features	▪ Offload Acceleration Blocks for Host, Network, and Embedded Processing ▪ Adaptive Extensions ▪ Pervasive Security and Confidential Computing
Use Cases	▪ Programmable Adaptive SoC + x86 CPU (Ryzen AI CPU) ▪ CXL Low-Latency Compute – Coherent Acceleration – Memory Expansion ▪ Advanced Medical & Industrial & Avionics Imaging
Summary	
Q&A	



Overview




Motivations: Why the 3 Pillars Must Converge


Three Pillars Must Converge

1. Secure Boot and Crypto Acceleration
2. Secure High-Speed Interconnect & Memory
3. Physical AI for Demanding Environments with Low Latency

Co-designed for Trust, Throughput, and Resilience



Platform Overview




Threat Model for Physical AI System

■ Physical Threats

□ Built-In Silicon Defense

⊘ Threat Detected at Perimeter

- 1. I/O Fabric**
PCIe Gen6/7 IDE, DMA Isolation, MACsec
- 2. Memory Subsystem**
Inline Encryption, ECC, TEE
- 3. Secure Boot Chain**
ROM Root of Trust, Signed Stage



Memory Protection Tailored to Different Threat Models



Multi-Tenant
Confidentiality
+
Encrypted data in use



Protection from
Replay attacks



Execute Long-lived
Authenticated Code
(Prevents Man-in-the-Middle
malware attacks)




Protection at
Remote Physical
AI locations

A rich set of Memory Protection Features that can be deployed
selectively or in combination across threat models



Why Memory on Package?

Better Density, Higher Reliability and Security



Secure Memory on Package


Additional Security Feature



- Smaller attack surface, protected contents
- Lower latency, power, and footprint for SWaP-constrained designs
- Always-on encryption protects data-in-use
- -40C to 100C for industrial, airborne, and outdoor use

Key Innovations

AMD Versal™ Premium Series Gen 2 Memory on Package




Target Real Time Processing and Data Aggregation
on a Physical AI Node with Sensors & Actuators

Versal™ Premium Series Gen 2 Range of Adaptive SoC Products

Bar heights show relative differences – not drawn to scale

■ Logic Cells ■ LUTs ■ DSP Engines

Spans a range of
power/performance
/capabilities




Logic Cells & LUTs

Benefit Real Time Processing


- Fine-Grained Parallelism
- Increase Pipeline Depth & Throughput
- Improve Resource Mapping
- Reduce Memory Access
- Improve Memory Bandwidth



Solutions




Post Quantum Crypto – Not One Size Fits All




Global customers require PQC compliance across all regions.

Preparing for Quantum Future




PCIe and CXL



PCIe for Gen6 & Gen7 acceleration bandwidth
CXL 3.1 & 4.0 for low latency memory expansion and coherency semantics



Use Cases



AMD EPYC™ Processor with Versal™ Premium Series Gen 2

System Performance

- PCIe® Gen6 and Gen7 for host-to-accelerator bandwidth
- Offload compute, networking, storage workloads


CXL® for Coherent Memory

- CXL compliance for both host and accelerator
- Expands available system memory
- Reduces stranded memory waste


End-to-End Security

- PCIe IDE for host-to-accelerator security
- Encrypted memory in flight

Tightly coupled pairing with EPYC to create a low-latency, power-efficient solution





Characteristics of a Physical AI Compute Platform



All work in concert – working all the time


**The Physical AI world
never sleeps**

Feature Values For Physical AI Applications



Physical AI for Industrial and Robotics

Real Time Input



Real Time Analysis

Versal Premium Gen2

 Real-time I/O

 10 μ s loops

 Protocol IP

 Diagnostics

Real Time Action

Ryzen AI Embedded

 RTOS/OS

 10-40 ms

 Apps

 Networking

Remote Medical Diagnostic Imaging

1

Reliable
Transmission

2

Secure
Communication


3

Real Time
Resolution





Summary



Summary

Think Ahead to Protect Your Data Now


- Not Short Term
- Think Long Term!!

Information Changes in Real Time

- Information must be processed in Real Time
- Decision must be made in Real Time and with Low-Latency
- Action must be taken in Real Time

System Differentiator

- Co-design of trust anchor
- Secure memory and data in motion
- High-speed interconnect for sensors and communication



End notes

VER-058

Based on AMD internal analysis of Versal Premium Series Gen 2 device DDR/LPDDR memory interface specifications vs. comparable competitive devices, as of July 2024.

VER-059

Based on AMD internal analysis of the total memory bandwidth (CXP3.1 and LPDDR5X memory components) available with AMD Versal Premium Series Gen 2 devices vs. the same devices with LPDDR5X memory alone Memory bandwidth will vary based on system configuration and other factors.

VER-061

Based on AMD internal analysis of AMD Versal Premium Series Gen 2 devices vs. previous generation Versal Premium Series, as of July 2024. Actual DSP-to-logic Ratio will vary based on system configuration and other factors.

Compared to total area consumed using 2VP3602-VSVC3340 and eight LPDDR5 devices (107mm x 74mm estimated)

Eliminates board level DRAM interface; 0.92mm pitch vs. 0.8mm pitch on LPDDR6x devices; reduces board layers and design & verification effort.

VER-062

Image generated on slide 21 using Google Gemini.

Disclaimer and Attribution

The information presented in this document is for informational purposes only and may contain technical inaccuracies, omissions and typographical errors.

The information contained herein is subject to change and may be rendered inaccurate for many reasons, including but not limited to product and roadmap changes, component and motherboard version changes, new model and/or product releases, product differences between differing manufacturers, software changes, BIOS flashes, firmware upgrades, or the like. AMD assumes no obligation to update or otherwise correct or revise this information. However, AMD reserves the right to revise this information and to make changes from time to time to the content hereof without obligation of AMD to notify any person of such revisions or changes.

AMD MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE CONTENTS HEREOF AND ASSUMES NO RESPONSIBILITY FOR ANY INACCURACIES, ERRORS OR OMISSIONS THAT MAY APPEAR IN THIS INFORMATION.

AMD SPECIFICALLY DISCLAIMS ANY IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE. IN NO EVENT WILL AMD BE LIABLE TO ANY PERSON FOR ANY DIRECT, INDIRECT, SPECIAL OR OTHER CONSEQUENTIAL DAMAGES ARISING FROM THE USE OF ANY INFORMATION CONTAINED HEREIN, EVEN IF AMD IS EXPRESSLY ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

ATTRIBUTION

© 2026 Advanced Micro Devices, Inc. All rights reserved. AMD, the AMD Arrow logo, the Xilinx logo, Versal, and combinations thereof are trademarks of Advanced Micro Devices, Inc. in the United States and/or other jurisdictions.



Thank You for Participating